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Abstract: Low leakage current junction-less double gate tunnel field-effect transistor (JLDGTFET) with narrow band
gap material pocket region of Si0.7 Ge0.3 shows increased band to band tunneling and sharp subthreshold characteristics
to meet low power, high speed digital and memory applications. The proposed JLDGTFET exploits the junction-less
behavior that supports reasonable values of ON/OFF currents as well as improved subthreshold parameters. First, the
performance optimization of the JLDGTFET is carried out with different gate contact and oxide region materials in
terms of ION /IOF F current ratio, subthreshold slope, and drain induced barrier lowering. The ON/OFF performance of
the pocket Si0.7 Ge0.3 JLDGTFET with cavity region is also examined to enhance the sensing capability for biomolecules
present in the atmosphere that affect the dielectric constant of air present in the cavity and hence overall performance
changes. The 2D/3D Visual TCAD tool is used to simulate novel thin body pocket Si0.7 Ge0.3 JLDGTFET.
Key words: Junction-less double gate tunnel field-effect transistor, BTBT tunneling, heterojunction tunnel field-effect
transistor, narrow band gap material

1. Introduction
Technology scaling needs minimization of power dissipation, which enhances the battery life of portable devices.
Multigate MOSFET structures (double-gate, triple-gate, and gate-all-around MOSFETs) designed over SOI
wafers show more control over the gate in the subthreshold region and have low power consumption due to
less leakage in comparison to conventional MOSFETs [1, 2]. The thermal limit imposes conditions on further
miniaturization of MOSFET structures, causing degradation in subthreshold performance at low drain voltage.
A tunneling field-effect transistor (TFET) is less affected by the conditions imposed due to thermal limits and
may perform better at low drain voltage. A positive drain bias makes the TFET reverse-biased, with the band
to band tunneling current modulated by gate voltage under this condition where charges in the channel come
mainly from the drain side rather than the source [3]. Here, band to band tunneling in the TFET follows the
charge-plasma concept, depending upon work function of the metallic gate contact in the source/drain region
and silicon body thickness less than the Debye length [4]. The Debye length is governed by the following
expression:
√
VT ϵSi
LD =
,
(1)
qN
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where N represents carrier concentration, ϵSi represents the dielectric constant of silicon, and VT is thermal
voltage.
Narrow band gap III–V materials have the potential to optimize thin body TFET performance [5, 6]
with adequate improvement in tunneling properties. GaSb–EDTFET was presented with enhanced on-state
current, transconductance, and cut-off frequency due to high tunneling efficiency and the high-electron mobility
of GaSb compared with Si-EDTFET [7]. A quantum model with atomistic simulations was used to characterize
the subthreshold performance of GaSb, InAs, and InGaAs TFET (heterojunction TFET) [8–10]. A doublegate TFET device was designed by Rahi et al. with a very good ION /IOF F ratio ( 1012 ) and low SS ( 41.54
mV/dec) [11]. The tunnel FET emerged as a potential candidate in digital and memory designs in the low power
regime below 20 nm technology nodes [12]. A doping-less TFET [13] was designed with an intrinsic channel
region, heavily doped drain, and source region. Low doping in the channel region increases carrier mobility,
resulting in increased drain current. Inclusion of junction-less source-channel and channel-drain region controls
the parasitic resistance and improves ON-state current. Additional narrow band gap material (Ge, SiGe, etc.)
pocket regions in heterojunction TFETs decrease tunneling distance and enhance tunneling current in ON-state
conditions [14–16]. Si-SiGe heterojunctions are preferred due to better matching characteristics of their lattice
structures. A heterogate junction-less transistor with high/low–K dielectric was explored for future low power
devices [17]. Use of the high-K gate dielectric improves the internal electric field in H-JLTFET, which results
in low OFF-state leakage current suitable for ultra-low power applications [18]. The thin dielectric region
incorporated in the middle of the channel reduces the OFF-state current and provides good value of ION /IOF F
ratio up to 105 [19]. The major drawback of the TFET is longer channel length, which is required to get the
equivalent ON-state current in comparison to MOSFET structures similar in dimensions. To limit the short
channel effect (SCE) with smaller dimensions, there is a requirement of steep junctions at the source-channel and
channel-drain junctions that controls the effective channel length and parasitic resistances. The multiple-gate
junction-less transistors were evaluated to rule out the requirement of steep junctions below 20 nm technology
[20]. Inclusion of junction-less behavior in double gate FETs has an advantage of high ON-state current even
with smaller dimensions, keeping the subthreshold performance under the limit. The conventional junction-less
transistors are heavily doped to obtain good values of ON-state current, but this leads to the high random
dopant variability. In this work, the transistor channel is considered either as doping-less or low doping, keeping
values of source and drain regions’ doping high to minimize random dopant variability. The junction-less aspect
also improves the overall current to support the high speed digital circuit. The junction-less field effect transistor
(JLFET) with two isolated gates [21, 22] with high-k dielectric material (20 nm gate length) shows excellent
characteristics with high ION /IOF F ratio ( 108 ) and a point subthreshold slope of 38 mV/decade. Practically,
it is difficult to control the isolated gate with different gate bias voltages. The proposed junction-less double gate
TFET (JLDGTFET) with p-type Si0.7 Ge0.3 pocket region implantation mainly suppresses OFF-state leakage
( < 10−12 A/ µ m) and provides an additional barrier for the charge carriers by reducing the ambipolar nature of
the tunneling current. In addition, the metal gate with higher work function and high-K dielectric material as
oxide region further increase the ION /IOF F current ratio. In this paper, a new JLDGTFET is proposed with
narrow band gap material as the pocket region that provides a barrier due to source/drain/channel depletion
and p-type pocket region resulting in suppression of transistor parasitic and subthreshold leakage. Using 2D/3D
simulations, it is found that the ION /IOF F ratio is 109 for gate length of 15 nm, which is higher than any
other design proposed earlier having similar dimensions. The TFET with short gate structure was modeled
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with dielectrically modulated biosensing features [23–26], which is a real-time application of emerging TFETs.
A FET biosensor with a vertical gap is sensitive to biological conditions, resulting in the variation in threshold
voltage [27, 28]. The dielectric modulated FET (DMFET), modeled as a biosensor, shows a considerable change
in output with the variation of dielectric constant in the nanogap cavity region [29]. The sensitivity of such
FET-based biosensors depends on cavity dimensions. Therefore, the proposed pocket Si0.7 Ge0.3 JLDGTFET
is further examined with multiple cavity regions incorporated at the source end. The dielectric constant (K)
of these cavity regions depends on atmospheric conditions. The changes occurring in the dielectric constant
affect the electrical characteristics of transistors, which can be easily measured. Similar to nanomaterial-based
biosensors [30], the JLDGTFET is also sensitive to the dielectric permittivity nanogap cavity region. The
changes in biomolecules can be observed with the variation in dielectric permittivity of the cavity region.
Therefore, the proposed JLDGTFET with cavity region is capable of sensing atmospheric changes resulting in
the change in drain current and threshold voltage.

Figure 1. 2D Structure of JLDGTFET with SiGe pocket
region.

Figure 2. 3D simulation view of JLDGTFET device,
material view.

2. Device model and structures
The 2D Visual TCAD (Cogenda) has been used to implement the new junction-less double gate TFET (JLDGTFET). The source and drain are kept at equal doping levels of 1020 cm −3 with 10 nm dimensions. The channel
region is considered as doping-less with dimensions of 20 nm to explore the charge plasma concept, showing less
dependency on dopant variations. Figure 1 indicates the new 2D JLDGTFET structure with depth gate height
Hg = 4 nm and length Lg = 15 nm. The proposed device has been investigated with different oxide materials
under the gate ( SiO2 , Hf O2 , etc.) and gate contact materials (Al, Pt, etc.). To increase the band to band
tunneling property a pocket region of Si0.7 Ge0.3 (energy band gap of < 1 eV) of 5 nm thickness is included
near the source region under the influence of the gate. To achieve high ON-state current, a metal gate with
high value of work function, made of Pt (5.7 eV), is used with an oxide region made of high-K dielectric material Hf O2 (25) replacing SiO2 (3.9) under the gate and performance comparable with the Al/SiO2 interface.
Figure 2 shows the 3-dimensional view of the JLDGTFET designed with Si0.7 Ge0.3 pocket region (doping 10 20
cm −3 ) to suppress the off-state current, resulting in higher ION /IOF F current ratio. Figure 3 shows the 2D
view of the JLDGTFET with biosensing cavity region of width of 5 nm and depth of 3 nm under both top and
bottom gate contacts.
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Figure 3. 2D view of JLDGTFET with biosensing cavity
regions.

Figure 4. Energy band diagram of JLDGTFET with
different gate and drain bias conditions.

Figure 5. Channel hole density with different gate and
drain bias conditions.

Figure 6. Id vs. Vgs of pocket JLDGTFET in comparison with DGMOSFET.

3. Results and discussion
The proposed JLDGTFET is analyzed using the Visual 2D/3D TCAD device simulator. Figure 4 represents the
energy band diagram of the JLDGTFET without cavity region with different gate and drain bias conditions.
The distance between conduction band minima and valance band maxima is decreasing with increasing gate
bias voltage resulting in the increase in ON-state current. Figure 5 shows the hole density distribution in source,
pocket, channel, and drain region with the variation in gate and drain bias voltage. The hole density is negligible
in the source, channel, and drain region, showing an almost constant nature. In the SiGe pocket region, the
hole density shows sharp changes and its value decreases with increase in gate bias voltage. This indicates that
the p-type SiGe pocket region acts as an additional barrier in the OFF-state, resulting in low leakage current.
Furthermore, the simulation is performed for the JLDGTFET ( Lg = 15 nm) in linear and saturation regions of
operation and the performance is compared with a similar junction-based DGTFET as well as the DGMOSFET
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in terms of ON-state and OFF-state current, subthreshold slope (SS), and DIBL. The proposed JLDGTFET
has very low off-state current due to the barrier provided by the p-type pocket region resulting in ION /IOF F
current ratio up to 10 9 ( Lg = 15 nm), which is higher in comparison to the TDJLT [19], varying between
10 2 and 10 7 with Lg varying between 10 and 20 nm. The JLDGTFET performance is also compared with
DGTFET and DGMOSFET, having similar dimensions. Figure 6 shows that the JLDGTFET has sharp drain
current variations with respect to gate voltage in the subthreshold region, showing an advantage over DGTFET
and DGMOSFET in both linear ( Vds = 0.1) and saturation ( Vds = 1 V) regions.

Figure 7. Id vs. Vgs of pocket JLDGTFET with different
gate contact/oxide regions.

Figure 8. Id vs. Vgs of pocket JLDGTFET for ( Vds =
0.1 V & Vds = 1 V).

Figure 9. Id vs. Vds of pocket JLDGTFET for Al/SiO2 .

Figure 10.
P t/Hf O2 .

Id vs.

Vds of pocket JLDGTFET for

Figure 7 shows that the JLDGTFET with Pt/ Hf O2 as gate/oxide interface has better ION /IOF F
current ratio of 109 in comparison to 107 of the gate/oxide interface made of Al/SiO2 . In Figure 8, the
proposed JLDGTFET and all other designs are compared in linear and saturation regions. The JLDGTFET with
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Pt/ Hf O2 as gate/oxide interface has the optimum subthreshold performance with a steep subthreshold slope of
148 mV/V ( >6 0mV/decade) and DIBL of 5.12 mV/V. The drain current versus drain voltage characteristic of
the JLDGTFET with Al/SiO2 as gate/oxide interface is shown in Figure 9, which matches the ideal behavior
of the transistor. A similar drain current versus drain voltage characteristic of the pocket JLDGTFET is also
observed in Figure 10 for Pt/ Hf O2 as gate/oxide interface. Here the drain current shows a constant nature
after a particular value of Vds for a fixed value of gate voltage and increases with increase in gate voltage ( Vgs ).
This indicates that the proposed JLDGTFET has an ideal nature in all cut-off, linear, and saturation regions
and therefore can be easily used for analog and digital applications.

Figure 11. Effect of cavity region material on JLDGTFET performance.

Figure 11 shows the application of JLDGTFET with inclusion of cavity region under gate that senses
the changes in bio molecule present in atmosphere. A sharp variation is observed in drain current (%15) and
threshold voltage with the change in dielectric constant of material present in cavity. This concludes that the
proposed device with cavity region is able to sense the minute variations in atmospheric condition.
Table 1. Performance comparison of JLDGTFET with DGTFET and DGMOSFET ( Lg = 15 nm).

Device type
DGMOSFET
DGTFET
JLDGTFET with Al/SiO2
JLDGTFET with P t/Hf O2
TDJLT [19]

IOF F [A/µ m]
10−4
1.47 × 10−14
9.11 × 10−13
4.98 × 10−13
10−11

ION [A/µ m]
10−3
1.13 × 10−12
1.2 × 10−5
6 × 10−4
10−6

ION /IOF F
10
76.87
107
109
105

Table 1 shows that the proposed JLDGTFET has extensive improvement in DIBL ( <20 mV/V) and
subthreshold slope ( >60 mV/V) even with smaller dimensions ( Lg < 15 nm). Table 2 shows a comparison of
the JLDGTFET for different gate contact materials and oxide under gate in which JLDGTFET with P t/Hf O2
gives ION /IOF F current ratio up to 109 in comparison to 107 of the Al/SiO2 combination and 105 from the
available literature [19] with gate length ( Lg ) of 15 nm. Table 3 shows that the cavity region with nitride has
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Table 2. Subthreshold performance comparison of JLDGTFET with other devices.

Device type
DGMOSFET
DGTFET
JLDGTFET with Al/SiO2
JLDGTFET with P t/Hf O2

SS [mV/decade]
40.29
20.65
163.4
148.4

DIBL(mV/V)
5.04
9.11
13.24
5.12

Table 3. Performance comparison of JLDGTFET with or without cavity region.

Device type
JLDGTFET
JLDGTFET
JLDGTFET
JLDGTFET

IOF F [A/µ m]
with cavity air
with cavity SiO2
with cavity nitride
without cavity

2.15
2.15
2.15
4.98

×
×
×
×

10−13
10−13
10−13
10−13

ION [A/µ m]

ION /IOF F

3.76 × 10−10
2.15 × 10−8
6.7 × 10−7
6 × 10−4

1749
105
3 × 106
109

Vth [V] (Id =4 × 10−12
[A/µ m])
0.65
0.45
0.35
0.1

Table 4. Comparison of JLDGTFET with other TFETs for cavity region dielectric constant K = 1 (air as dielectric
material).

Device type
[24]
[25]
[26]
JLDGTFET

Lg [nm]
100
42
53
15

ION /IOF F
104
103
103
104

Vth [V]
1
0.85
0.8
0.65

higher ON/OFF current ratio with lower threshold voltage in comparison to air and SiO2 as cavity region
material. Table 4 shows a comparison of the JLDGTFET with the state-of-the-art versions.

4. Conclusions
The proposed pocket Si0.7 Ge0.3 JLDGTFET with Pt/HfO2 as gate contact and oxide material shows ION /IOF F
current ratio of 109 in comparison to 105 of the SOI-based TFET with thin dielectric region proposed in the
existing literature. The high value of ION /IOF F current ratio, low DIBL ( <20 mV/V), and steep subthreshold
slope ( >60 mV/V) of the JLDGTFET makes it suitable for low power, high speed applications and further
supports the scaling trends below 20 nm technology nodes. Also, the proposed pocket Si0.7 Ge0.3 JLDGTFET
has been explored with cavity region under gate that enhances the biosensing capability of the transistor
depending on the atmospheric changes. The cavity region shows a very sharp change (15%) in drain current
versus gate voltage characteristics with different dielectric constant materials present in the cavity region in
comparison to other mentioned studies in Table 4 even with smaller dimensions ( Lg = 15 nm). Thus, the
proposed design with biosensing cavity is able to sense the difference in biomolecules present in the atmosphere,
showing sharp variations in current and threshold voltages.
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